

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/822,468	04/12/2004	Mitchell Alsup	5500-92000	3134	
53806	7590 06/07/2006		EXAMINER		
MEYERTONS, HOOD, KIVLIN, KOWERT & GOETZEL (AMD)			ZALEPA, GEORGE D		
P.O. BOX 39	· ·	ADTIBUT	DA DED MUMADED		
AUSTIN, T	X 78767-0398	ART UNIT	PAPER NUMBER		
			2183		
			DATE MAILED: 06/07/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

	 	Appli	cation No.	Applicant(s)			
			22,468	ALSUP ET AL.			
Office Action Summary			niner	Art Unit			
		Georg	ge D. Zalepa	2183			
The MA Period for Reply	AILING DATE of this commu	nication appears o	n the cover shee	t with the correspondence a	ddress		
A SHORTENE WHICHEVER - Extensions of tim after SIX (6) MON - If NO period for re - Failure to reply w Any reply receive	IS LONGER, FROM THE I e may be available under the provision THS from the mailing date of this com	MAILING DATE O is of 37 CFR 1.136(a). In imunication. statutory period will apply by will, by statute, cause the	F THIS COMMU no event, however, ma and will expire SIX (6) I de application to becom	y a reply be timely filed MONTHS from the mailing date of this te ABANDONED (35 U.S.C. § 133).			
Status							
1)⊠ Respons	sive to communication(s) fi	ed on 12 April 200	04.				
•	ion is FINAL .	2b)⊠ This action					
<i>'</i> —	· —						
• —	n accordance with the prac						
Disposition of CI	aims						
4)⊠ Claim(s	1-26 is/are pending in the	application.					
,	e above claim(s) is/	• •	n consideration.				
•) is/are allowed.						
· <u>·</u>	<u>1-26</u> is/are rejected.						
) is/are objected to.						
	are subject to restr	iction and/or electi	on requirement.				
Application Pape	ers						
	cification is objected to by t	he Evaminer					
• —	•		ented or b)□ o	bjected to by the Examiner.			
	t may not request that any obj				•		
				ring(s) is objected to. See 37 (CFR 1.121(d).		
	= '			hed Office Action or form P			
Priority under 35	•	,					
•	_	for foreign priorit	under 25 II S (C & 110(a) (d) or (f)			
a)	edgment is made of a clain o) Some * c) None of: ertified copies of the priority ertified copies of the priority opies of the certified copies oplication from the International trached detailed Office actions.	y documents have y documents have s of the priority doc onal Bureau (PCT	been received. been received i cuments have be Rule 17.2(a)).	n Application No een received in this Nationa	al Stage		
Notice of Drafts	ences Cited (PTO-892) person's Patent Drawing Review closure Statement(s) (PTO-1449 o il Date <u>6/29/05</u> .		Paper	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application (P [*] 	TO-152)		
ent and Trademark Offic	20		- · 				

Application/Control Number: 10/822,468 Page 2

Art Unit: 2183

DETAILED ACTION

1. The examiner has considered claims 1-26.

Papers Submitted

- 2. It is hereby acknowledged that the following papers have been received and placed of record in the file:
 - a. Declaration as filed on 12 April 2004.
 - b. Information Disclosure Statement as filed on 29 June 2005.

Information Disclosure Statement

3. The references listed in the Information Disclosure Statement submitted on 29 June 2005 have been considered by the examiner (see attached PTO-1449).

Specification

4. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: Method and Apparatus for assigning an executable status to a trace cache entry dependent on a given branch prediction.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Witt et al. (US Pat. No. 6,256,729; herein referred to as "Witt") in view of Rotenberg et al ("Trace Cache: a

Application/Control Number: 10/822,468

Art Unit: 2183

Low Latency Approach to High Bandwidth Instruction Fetching"; herein referred to as

"Rotenberg".).

7. Regarding independent claim 1,

8. Ando discloses a method, comprising: predicting an execution path of a first conditional

Page 3

branch operation [see Witt, Col. 23, lines 55-60; Fig. 5, element 100]...in response to predicting

said execution path, if a first operation...is not in said execution path according to said

prediction, assign to said first operation a non-executable status indicative that said first

operation is not in said execution path [see Witt, Col. 5, lines 5-11; Fig. 5, element 106; Examiner's

note: It is clear that if a branch is predicted taken, instructions between the branch and it's

target would not be in the execution path.]; detecting that said prediction is incorrect

subsequent to assigning said non-executable status to said first operation [see Witt, Col. 15, lines

59-65; Examiner's note: Since Witt updates predictions after execution, it is clear that if an

instruction is mispredicted, its prediction would be updated and thus on a subsequent execution

of the branch instruction, those cancelled by a previous execution of the branch would be

allowed to execute.]; assigning an executable status to said first operation in response to said

detecting [see Witt, Col. 15, lines 59-65; Col. 2, lines 45-52; Examiner's note: Witt discloses

selectively canceling instructions based upon a prediction, thus if an instruction is within the

execution path (i.e., Fig. 8, element I2) it will be allowed to execute and thus have an

executable status.), wherein said executable status is indicative that said first operation is in said

execution path [see Witt, Fig. 8, element 12; Examiner's note: As stated previously, it is clear that

if an instruction is not cancelled by Witt is in within the execution path of a branch instruction.].

9. Witt does not disclose the use of a trace cache.

10. Rotenberg does disclose the use of a trace cache [see Rotenberg, section 1.1, lines 8-

11].

- 11. The advantage of utilizing a trace cache within the environment disclosed by Witt would have been to store frequently encountered instructions based on their execution rather than their static program order (as in an instruction cache), which would inherently increase the speed at which a processor operates as it would allow frequently executed groups of instructions to be accessed quicker [see Rotenberg, section 1.1, lines 1-6]. This advantage is desirable in the environment disclosed by Witt as the invention is intended to increase the performance of branch instructions and Rotenberg's trace cache is also intended to increase the speed at which branches can execute. Furthermore, trace caches would have been common knowledge at the time of invention and their effects on branch processing speed would have been motivation for one of ordinary skill in the art at the time of invention to utilize the trace cache instead of a standard instruction cache. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize a trace cache, as disclosed by Rotenberg, instead of the static instruction cache disclosed by Witt with the goal of increasing processor speed.
- 12. Regarding claim 2,
- 13. Witt and Rotenberg disclose the limitations as stated in **independent claim 1**.
- 14. With also discloses preventing said first operation from executing in response to assigning said non-executable status to said first operation [see Witt, Col. 5, lines 54-56].
- 15. Regarding claim 3,
- 16. With and Rotenberg disclose the limitations as stated in **independent claim 1**.
- 17. With also discloses issuing said first operation from a scheduler for execution without refetching said first operation from said trace cache in response to assigning said executable status to said first operation [see Witt, Col. 5, lines 23-31; Col. 9, lines 8-11; Examiner's note: Witt discloses in lines 23-31 maintaining target instructions in queue 20 with the goal of increasing fetch bandwidth.].

- 18. Regarding claim 4,
- 19. With and Rotenberg disclose the limitations as stated in independent claim 1.
- 20. Witt also discloses determining a destination of said first operation in response to assigning said executable status to said first operation [see Witt, Col. 6, lines 60-63; Examiner's note: x86 instructions inherently contain destinations.]; determining that a second operation is dependent upon the destination of said first operation in response to determining said destination [see Witt, Col. 10, lines 23-26]; and configuring said second operation to receive a result from said first operation in response to determining that said second operation is dependent upon the destination of said operation [see Witt, Col. 10, lines 23-26, Col. 10, line 64 to Coll. 11, line 8; Fig. 1, elements 24-28].
- 21. Regarding claim 5,
- 22. Witt and Rotenberg disclose the limitations as stated in **claim 5**.
- 23. With also discloses storing in a destination list a respective destination specified by each unretired operation, wherein determining said destination of said first operation further comprises accessing said destination stored in said destination list [see Witt, Fig. 1, element 28; Examiner's note: By definition, a reorder buffer contains this limitation.].
- 24. Regarding claim 6,
- Witt and Rotenberg disclose the limitations as stated in independent claim 1.
- 26. With also discloses in response to predicting said execution path, if said first operation stored in said entry...is in said execution path according to said prediction, assigning said executable status to said first operation [see Witt, Col. 5, lines 5-11; Fig. 5, element 106; Examiner's note: It is clear that if a branch is predicted taken, instructions between the branch and it's target would not be in the execution path and instructions after the target would be.]; detecting that said prediction is incorrect subsequent to assigning said executable status to said first operation [see Witt, Col. 15, lines 59-65; Examiner's note: Since Witt updates predictions after

execution, it is clear that if an instruction is mispredicted, its prediction would be updated and thus on a subsequent execution of the branch instruction, those allowed to execute by a previous execution of the branch would not be allowed to execute on the subsequent execution.]; and assigning said non-executable status to said first operation in response to said detecting [see Witt, Col. 15, lines 59-65; Col. 2, lines 45-52; Examiner's note: Witt discloses selectively canceling instructions based upon a prediction, thus if an instruction is not within the execution path (i.e., Fig. 8, element 11) it will not be allowed to execute and thus have an non-executable status.].

- 27. Regarding **claim 7**,
- 28. Witt and Rotenberg disclose the limitations as stated in **claim 6**.
- 29. Witt also discloses determining a destination of said first operation in response to assigning said non-executable status to said first operation responsive to detecting that said prediction is incorrect [see Witt, Col. 6, lines 60-63; Examiner's note: x86 instructions inherently contain destinations.]; determining that a second operation is dependent upon the destination of said first operation in response to determining said destination [see Witt, Col. 10, lines 23-26]; and configuring said second operation to receive a result from a source other than said first operation in response to determining that said second operation is dependent upon the destination of said first operations [see Witt, Fig. 1, element 24-26; Col. 10, lines 5-9];
- 30. Regarding claim 8,
- Witt and Rotenberg disclose the limitations as stated in independent claim 1.
- 32. With also discloses predicting an execution path of a second conditional branch operation stored in said entry [see Witt, Fig. 9, element 110], wherein said first operation is dependent upon said first conditional branch operation and said second conditional branch operation [see Witt, Fig. 8, element 140], and wherein assigning an executable status to said first operation in response to said detecting that said prediction of said first conditional branch is

incorrect is dependent upon said first operation being in the predicted execution path of said second conditional branch operation [see Witt, Fig. 5, element 116; Examiner's note: It is clear that if a first prediction is incorrect ("No" stemming from element 100) an instruction's status is determined after the prediction of a second branch operation (element 112)].

- 33. Regarding independent claim 9,
- 34. Witt discloses a microprocessor comprising: branch prediction logic configured to predict an execution path of a first conditional branch operation stored in an entry of a ... cache [see Witt, Col. 23, lines 55-60; Fig. 4, element 60]; and dispatch logic coupled to said branch prediction logic and to said ... cache [see Witt, Fig. 4, element 68] and configured to: if a first operation stored in said entry of said ... cache is not in said execution path according to said prediction, assign to said first operation a non-executable status indicative that said first operation is not in said execution path [see Witt, Col. 5, lines 5-11; Fig. 5, element 106; Examiner's note: It is clear that if a branch is predicted taken, instructions between the branch and it's target would not be in the execution path.]; detect that said prediction is incorrect subsequent to assigning said non-executable status to said first operation [see Witt, Col. 15, lines 59-65; Examiner's note: Since Witt updates predictions after execution, it is clear that if an instruction is mispredicted, its prediction would be updated and thus on a subsequent execution of the branch instruction, those cancelled by a previous execution of the branch would be allowed to execute.]; and assign an executable status to said first operation in response to said detecting [see Witt, Col. 15, lines 59-65; Col. 2, lines 45-52; Examiner's note: Witt discloses selectively canceling instructions based upon a prediction, thus if an instruction is within the execution path (i.e., Fig. 8, element 12) it will be allowed to execute and thus have an executable status.], wherein said executable status is indicative that said first operation is in said execution path [see Witt, Fig. 8, element 12; Examiner's note: As stated previously, it is clear that if an instruction is not cancelled by Witt is in within the execution path of a branch instruction.].

- 35. With does not disclose the use of a trace cache.
- Rotenberg does disclose the use of a trace cache [see Rotenberg, section 1.1, lines 8-11].
- 37. The advantage of utilizing a trace cache within the environment disclosed by Witt would have been to store frequently encountered instructions based on their execution rather than their static program order (as in an instruction cache), which would inherently increase the speed at which a processor operates as it would allow frequently executed groups of instructions to be accessed quicker [see Rotenberg, section 1.1, lines 1-6]. This advantage is desirable in the environment disclosed by Witt as the invention is intended to increase the performance of branch instructions and Rotenberg's trace cache is also intended to increase the speed at which branches can execute. Furthermore, trace caches would have been common knowledge at the time of invention and their effects on branch processing speed would have been motivation for one of ordinary skill in the art at the time of invention to utilize the trace cache instead of a standard instruction cache. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize a trace cache, as disclosed by Rotenberg, instead of the static instruction cache disclosed by Witt with the goal of increasing processor speed.
- 38. Regarding claim 10,
- 39. With and Rotenberg disclose the limitations disclosed in **independent claim 9**.
- 40. With also discloses a scheduler [see Witt, Fig. 1, element 20] coupled to receive said first operation from said dispatch logic [see Witt, Col. 9, lines 8-11] and configured to store an indication of said non-executable status of said first operation [see Witt, Col. 9, lines 53-56; Examiner's note: Although not explicitly stated that the indication of validity is sent with the instruction, it would have been obvious that it is necessary for the correct functionality of the processor.].

- 41. Regarding claim 11,
- 42. Witt and Rotenberg disclose the limitations disclosed in **claim 10**.
- 43. With also discloses the scheduler...further configured to prevent said first operation from executing in response to storing said indication of said non-executable status of said first operation [see Witt, Col. 9, lines 53-56; Col. 9, lines 8-11; Examiner's note: Witt discloses sending instructions from fetch/scan unit (where instructions are marked as non-executable or executable) to a queue which stores them. There is no indication of removing this status nor is there any reasonable suggestion for it, therefore, it is clear that the status of the instruction is present in the queue.].
- 44. Regarding claim 12,
- 45. Witt and Rotenberg disclose the limitations disclosed in claim 10.
- 46. With also discloses the scheduler...further configured to issue said first operation for execution without said dispatch logic refetching said first operation from said trace cache in response to said dispatch logic assigning said executable status to said first operation [see Witt, Col. 5, lines 23-31; Col. 9, lines 8-11; Examiner's note: Witt discloses in lines 23-31 maintaining target instructions in queue 20 with the goal of increasing fetch bandwidth.].
- 47. Regarding claim 13,
- 48. Witt and Rotenberg disclose the limitations as stated in **independent claim 9**.
- 49. With also discloses determining a destination of said first operation in response to assigning said executable status to said first operation [see Witt, Col. 6, lines 60-63; Examiner's note: x86 instructions inherently contain destinations.]; [determining] that a second operation is dependent upon the destination of said first operation in response to determining said destination [see Witt, Col. 10, lines 23-26]; [configuring] said second operation to receive a result from said first operation in response to determining that said second operation is dependent

upon the destination of said first operation [see Witt, Col. 10, lines 23-26, Col. 10, line 64 to Coll. 11, line 8; Fig. 1, elements 24-28].

Page 10

- 50. Regarding claim 14,
- 51. With and Rotenberg disclose the limitations as stated in claim 13.
- 52. With also discloses dispatch logic...further configured to store a respective destination specified by each unretired operation in a destination list and to determine said destination of said first operation by accessing said destination stored in said destination list [see Witt, Fig. 1, element 28; Examiner's note: By definition, a reorder buffer contains this limitation.].
- 53. Regarding claim 15,
- 54. Witt and Rotenberg disclose the limitations as stated in **independent claim 9**.
- 55. With also discloses dispatch logic...further configured to: in response to predicting said execution path, if said first operation stored in said entry of said trace cache is in said execution path according to said prediction, assign said executable status to said first operation [see Witt, Col. 5, lines 5-11; Fig. 5, element 106; Examiner's note: It is clear that if a branch is predicted taken, instructions between the branch and it's target would not be in the execution path and instructions after the target would be.]; detect that said prediction is incorrect subsequent to assigning said executable status to said first operation [see Witt, Col. 15, lines 59-65; Examiner's note: Since Witt updates predictions after execution, it is clear that if an instruction is mispredicted, its prediction would be updated and thus on a subsequent execution of the branch instruction, those allowed to execute by a previous execution of the branch would not be allowed to execute on the subsequent execution.]; assign said non-executable status to said first operation in response to said detecting [see Witt, Col. 15, lines 59-65; Col. 2, lines 45-52; Examiner's note: Witt discloses selectively canceling instructions based upon a prediction, thus if an instruction is not within the execution path (i.e., Fig. 8, element II) it will not be allowed to execute and thus have an non-executable status.].

Application/Control Number: 10/822,468 Page 11

- 56. Regarding claim 16,
- 57. With and Rotenberg disclose the limitations as stated in **claim 15**.
- Witt also discloses dispatch logic further configured to: determine a destination of said first operation in response to assigning said non-executable status to said first operation responsible to detecting that said prediction is incorrect [see Witt, Col. 6, lines 60-63; Examiner's note: x86 instructions inherently contain destinations.]; determine that a second operation is dependent upon the destination of said first operation in response to determining said destination [see Witt, Col. 10, lines 23-26]; and configure said second operation to receive a result from a source other than said first operation in a response to determining that said second operation is dependent upon the destination of said first operation [see Witt, Fig. 1, element 24-26; Col. 10, lines 5-9].
- 59. Regarding claim 17,
- 60. With and Rotenberg disclose the limitations as stated in **independent claim 9**.
- Witt also discloses predicting an execution path of a second conditional branch operation stored in said entry [see Witt, Fig. 9, element 110], wherein said dispatch logic is further configured to determine that said first operation is dependent upon said first conditional branch operation and said second conditional branch operation [see Witt, Fig. 8, element 140], and wherein said dispatch logic is further configured to assign an executable status to said first operation in response to said detecting that said prediction of said first conditional branch is incorrect is dependent upon said first operation being in the predicted execution path of said second conditional branch operation [see Witt, Fig. 5, element 116; Examiner's note: It is clear that if a first prediction is incorrect ("No" stemming from element 100) an instruction's status is determined after the prediction of a second branch operation (element 112)].
- 62. Regarding claims 18-26,

Page 12 Application/Control Number: 10/822,468

Art Unit: 2183

Claims 18-26 are rejected as being the apparatus disclosed in claim 9-17, respectively, 63.

with only the addition of a system memory [disclosed by Witt in Fig. 1, element 14].

Any inquiry concerning this communication or earlier communications from the examiner

should be directed to George D. Zalepa whose telephone number is (571) 272-6754. The

examiner can normally be reached on Monday-Friday (alt. Friday off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Eddie P. Chan can be reached on (571) 272-4162. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR system,

see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like

assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

George Zalepa Examiner

Art Unit 2183 Randolph 2E74

Phone: (571)272-6754

esté l

TECHNOLOGY CENTER 2100